

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/945,266	08/31/2001	Richard L. Coulson	42390P11446	3830
	7590 01/25/2007 KOLOFF TAYLOR &	EXAMINER		
12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1030			CHOI, WOO H	
			ART UNIT	PAPER NUMBER
			2189	
+			<u> </u>	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	. DELIVERY MODE	
3 MONTHS		01/25/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)		
Office Action Summary		09/945,266		COULSON, RICHARD L.		
		Examiner	Art Unit			
		Woo H. Choi	2189			
Period fo	The MAILING DATE of this communication	appears on the cover	sheet with the corresponder	ce address		
A SHO THE N - Exten after - If the - If NO - Failur Any r	DRTENED STATUTORY PERIOD FOR RIMALING DATE OF THIS COMMUNICATION (sions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by seply received by the Office later than three months after the individual term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, howe n. a reply within the statutory mini eriod will apply and will expire s statute, cause the application to	ver, may a reply be timely filed mum of thirty (30) days will be considere SIX (6) MONTHS from the mailing date of become ABANDONED (35 U.S.C. § 13	of this communication.		
Status						
1)⊠	Responsive to communication(s) filed on 2	27 October 2006.				
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>See Continuation Sheet</u> is/are per 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) <u>1-3,6,9,11-13,15,17-19,21,23,24,</u> Claim(s) <u>4,28 and 34</u> is/are objected to. Claim(s) are subject to restriction a	ndrawn from considera	ntion. - <u>46,48,51,53 a<i>nd</i> 57-67</u> is/ai	re rejected.		
Application	on Papers					
10) 🔲 -	The specification is objected to by the Examine the drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co	accepted or b) object the drawing(s) be held	in abeyance. See 37 CFR 1.85	• •		
_	The oath or declaration is objected to by th	·	• • •			
Priority u	nder 35 U.S.C. § 119					
12) <u></u> / a)[Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Bute the attached detailed Office action for a	nents have been rece nents have been rece priority documents ha ureau (PCT Rule 17.2)	ved. ved in Application No ve been received in this Nat a)).			
Attachmast	(e)					
Attachment 1) Notice	(s) e of References Cited (PTO-892)	4) 🗍	nterview Summary (PTO-413)			
2) Notice 3) Inform	e of Draftsperson's Patent Drawing Review (PTO-948 nation-Disclosure Statement(s) (PTO-1449 or PTO/SI No(s)/Mail Date	3) B/08) 5) 🔲	Paper No(s)/Mail Date. Notice of Informal Patent Application	on (PTO-152)		

Continuation of Disposition of Claims: Claims pending in the application are 1-4,6,9,11-13,15,17-19,21,23,24,26-28,30,32-35,42-46,48,51,53 and 57-67.

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 3, 6, 9, 11, 12, 13, 15, 18, 19, 21, 23, 24, 26, 27, 30, 32, 33, 35, 42 45, 48, 51, 53, 57, 59 62, and 66, are rejected under 35 U.S.C. 103(a) as being obvious over Ramakrishnan *et al.* (US Patent No. 5,636,355, hereinafter "Ramakrishnan") in view of De Martin *et al.* (US Patent No. 5,619,675, hereinafter "De Martin") and further in view of Davis *et al.* (US Patent Application Publication No. 2003/0023922, hereinafter "Davis").
- 3. With respect to claims 1, 9, 11, 12, 13, 18, 19, 23, 24, 26, 32, 35, 42 45, 48, 51, 53, 57, 59 62, and 66, Ramakrishnan discloses a method comprising:

keeping track of least recently used (LRU) information when a memory is accessed to read data (figure 2, 40, 42, 50, reading a dirty block); and

setting a usage bit (dirty block indication) during a writeback cycle to write the read data back to the memory, the usage bit indicating usage information for the read data (23, dirty blocks are purged/writtenback and their dirty indications cleared).

However, Ramakrishnan does not specifically disclose that keeping track of LRU involves checking a current clock period, current clock period being one of a given number of

clock periods. On the other hand, De Martin discloses a method to keep track of LRU information that checks a current clock period (figure 3). De Martin also discloses a different set of usage bits (abstract, claim 2, ICBMs). These bits are set during a writeback cycle in the combined teachings since a writeback operation purges the associated cache entry and consequently the LRU list must be updated.

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan and De Martin before him at the time the invention was made, to use De Martin's method of locating LRU cache line in the computer system of Ramakrishnan to reduce memory overhead (De Martin, col. 2, lines 50 – 3).

Ramakrishnan and De Martin disclose all of the limitations of the claims with the exception of a non-volatile destructive magnetic memory. On the other hand, Davis discloses a magnetic random access memory (MRAM), which is a non-volatile destructive magnetic memory, suitable for both short term and long term storage applications (Davis, col. 1, page 1, paragraph 3).

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan, De Martin and Davis before him at the time the invention was made, to use the MRAM device in the disk cache design of Ramakrishnan and De Martin, since the MRAM devices have relatively low power consumption and relative fast access time, particularly for data write applications, which renders MRAM devices ideally suitable for both short term and long term storage applications (Davis, paragraph 3).

4. With respect to claims 2, 3, 27 and 33, see De Martin, col. 6, lines 51 - 52.

Application/Control Number: 09/945,266

Page 4

Art Unit: 2189

5. With respect to claims 6, 15, 21, 30, see De Martin, figure 3.

6. Claims 1, 12, 17, 42, 46, 51, 64, 65 are rejected under 35 U.S.C. 103(a) as being obvious over Ramakrishnan and De Martin and further in view of Li *et al.* (US Patent Application Publication No. 2003/0001176, hereinafter "Li").

Ramakrishnan discloses a method comprising:

keeping track of least recently used (LRU) information when a memory is accessed to read data (figure 2, 40, 42, 50, reading a dirty block); and

setting a usage bit (dirty block indication) during a writeback cycle to write the read data back to the memory, the usage bit indicating usage information for the read data (23, dirty blocks are purged/writtenback and their dirty indications cleared).

However, Ramakrishnan does not specifically disclose that keeping track of LRU involves checking a current clock period, current clock period being one of a given number of clock periods. On the other hand, De Martin discloses a method to keep track of LRU information that checks a current clock period (figure 3). De Martin also discloses a different set of usage bits (abstract, claim 2, ICBMs). These bits are set during a writeback cycle in the combined teachings since a writeback operation purges the associated cache entry and consequently the LRU list must be updated.

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan and De Martin before him at the time the invention was made, to use De Martin's

Application/Control Number: 09/945,266

Art Unit: 2189

method of locating LRU cache line in the computer system of Ramakrishnan to reduce memory overhead (De Martin, col. 2, lines 50 - 3).

Ramakrishnan and De Martin disclose all of the limitations of the claims with the exception of a non-volatile destructive read memory. On the other hand, Li discloses a polymer ferroelectric memory (PFRAM), which is a non-volatile destructive read memory (Li, abstract).

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan, De Martin and Li before him at the time the invention was made, to use the PFRAM device in the disk cache design of Ramakrishnan and De Martin, because of its low power and non-volatile characteristics (Li, paragraph 6). Li also discloses that, unlike flash memory, PFRAM may obviate the need for charge pump or other high-voltage memory technologies (paragraph 56).

7. Claims 1, 12, 42, 51, 58, 63 and 67 are rejected under 35 U.S.C. 103(a) as being obvious over Ramakrishnan and De Martin and further in view of Morisaki *et al.* (US Patent No. 6,236,586, hereinafter "Morisaki").

Ramakrishnan and De Martin disclose all of the limitations of the claims with the exception of a non-volatile destructive read memory as discussed above. On the other hand, Morisaki discloses a core memory (Morisaki, title and abstract), which is a non-volatile destructive read memory.

It would have been obvious to one of ordinary skill in the art, having the teachings of Ramakrishnan, De Martin and Morisaki before him at the time the invention was made, to use

Art Unit: 2189

the core device in the disk cache design of Ramakrishnan and De Martin, because it provides high-speed large-capacity non-volatile storage at low cost (abstract).

Allowable Subject Matter

8. Claims 4, 28, and 34 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

- 9. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Woo H. Choi whose telephone number is (571) 272-4179. The examiner can normally be reached on M-F, 9:00-5:30.

Application/Control Number: 09/945,266

Art Unit: 2189

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald Bragdon can be reached on (571) 272-4204. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Woo H. Choi

January 17, 2007